Bistable flip-flop in the logic diagram

2019-03-12View Original

Thread Content

Do set-priority and reset-priority for bistable flip-flops refer to two different types of bistable flip-flops? Are they just the sum XOR gate formed by two NAND gates and the sum OR gate? Are there truth tables for set priority and reset priority as well? ? ? ? ?

Reply #22019-03-12

Set q1 when s1 and r1 are prioritized. When S1 and R1 are reset first, Q0. The other three truth value combinations are the same.

Reply #32019-03-13

This combination of truth tables is a bit different from what is taught in school

Reply #42019-03-13

The RS flip-flop in university textbooks is a flip-flop without priority, so the textbooks state that it is not allowed to have S=0 and r=0 at the same time. Q will be in an unstable state.

Submit a Project

**Looking for Chemical Technology, Equipment & Solutions?** No Registration Required Broader Platform Exposure | Global Chemical Service Provider Connections

Submit Request — Free Consultation

Disclaimer

This is an automated machine translation of the original thread. Some technical terms may have inaccuracies; the original text shall prevail. Click "View Original" at the top right to access the source page, which supports IP-based automatic real-time language translation. Please watch out for contact details and sales inducements to prevent fraud. All content and translations are for reference only, representing solely the poster's personal views. For enquiries, email service@hcbbs.com.

Bistable flip-flop in the logic diagram

Thread Content

Related Threads in This Forum

← Previous

Next →

Submit a Project

Disclaimer

Quick Links